TA的每日心情 | 开心 2020-9-28 06:53 |
---|
签到天数: 1 天 [LV.1]初来乍到
|
楼主 |
发表于 2023-3-3 15:21
|
显示全部楼层
The Wiimote bus uses a command/response architecture using a single serial connection. It appears that the
Wiimote always drives the Clk signal, and the Wiimote and attachment share the control of the data line. The
only observed speed for the wiimote bus so far has been 250KHz. The commands and responses are of
nonstandard bit length (not multiples of 8bit, 9bit, or anything else that would make sense), and have been a
bit hard to track (using an oscilloscope and the older sniffer code I have), so I'm delaying further
documentation until I've written a new FPGA bus sniffer which gives me more details about the signal than the
one I'm using right now. |
|